Friday, May 4, 2018
FPGA Based Processor Implementation
The goal of this project is to design an application specific CPU model which can use
to perform image down sampling. Model build using Verilog language and simulated using
iSim software. Actual hardware implementation was built on Field programmable gate array -
FPGA (Spartan 6) and results were astonishing. Following report presents the methodology and
results obtained using simulation and hardware model.
Subscribe to:
Posts (Atom)
-
The goal of this project is to design an application specific CPU model which can use to perform image down sampling. Model build using Veri... -
Introduction Different iteration of previous Bluetooth (such as Bluetooth 4.0, 4.1, 4.2) are slight improvements of their predecessors ...